Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

Dkt: 1303.029US1

IN THE CLAIMS

1.-8. (Canceled)

9. - 27. (Withdrawn)

28. - 35. (Canceled)

36. - 45. (Withdrawn)

46. - 51. (Canceled)

52. - 58. (Withdrawn)

59. (Amended) An electronic system, comprising:

a processor; and

a memory device coupled to processor, wherein the memory device includes a programmable decoder comprising:

a number of address lines;

a number of output lines;

wherein the address lines, and the output lines form an array;

a number of logic cells formed at the intersections of output lines and address lines, wherein each of the logic cells includes a vertical non-volatile memory cell including:

a vertical pillar extending outwardly from a semiconductor substrate at intersections of the input lines and interconnect lines and at the intersections of the interconnect lines and the output lines, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;

a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide;

a number of control gates opposing the floating gates,
wherein the number of control gates are separated

A1

Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

from the number of floating gates by a low tunnel barrier [integrate] <u>intergate</u> insulator;

Page 4

Dkt: 1303.029US1

a number of buried source lines formed of single crystalline semiconductor material and disposed below the pillars in the array for interconnecting with the first source/drain regions of column adjacent pillars in the array.

(Original) The electronic system of claim 59, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al₂O₃, Ta₂O₅, TiO₂, ZrO₂, and Nb₂O₅.

(Original) The electronic system of claim 59, wherein each floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

(Original) The electronic system of claim of, wherein each control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

(Original) The electronic system of claim 59, wherein each floating gate is a vertical floating gate formed in a trench below a top surface of each pillar such that each trench houses a pair of floating gates opposing the body regions in adjacent pillars on opposing sides of the trench.

64. (Original) The electronic system of claim 63, wherein the number of control gates are formed in the trench below the top surface of the pillar and between the pair of floating gates, wherein each pair of floating gates shares a single control gate, and wherein each floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

65. (Original) The electronic system of claim 63, wherein the number of control gates are formed in the trench below the top surface of the pillar and between the pair of floating gates such that each trench houses a pair of control gate lines each addressing the floating gates one on

(JX



Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

opposing sides of the trench respectively, and wherein the pair of control gate lines are separated by an insulator layer.

(Original) The electronic system of claim 63, wherein the number of control gates are disposed vertically above the floating gates, and wherein each pair of floating gates shares a single control gate.

(Original) The electronic system of claim 63, wherein the number of control gates are disposed vertically above the floating gates, and wherein each one of the pair of floating gates is addressed by an independent one of the number of control gates.

(Original) The electronic system of claim 59, wherein each floating gate is a horizontally oriented floating gate formed in a trench below a top surface of each pillar such that each trench houses a floating gate opposing the body regions in adjacent pillars on opposing sides of the trench, and wherein each horizontally oriented floating gate has a vertical length of less than 100 nanometers opposing the body region of the pillars.

69: (Original) The electronic system of claim 68, wherein the number of control gates are disposed vertically above the floating gates.

70. - 76. (Canceled)

. (Amended) A method for forming an in service programmable logic array, comprising: forming a plurality of address lines;

forming a plurality of output lines, wherein the plurality of output and address lines form an array; and

forming a number of logic cells at the intersections of the output and address lines, wherein forming a number of logic cells includes forming a number of vertical non-volatile memory cells including:

forming a vertical pillar extending outwardly from a semiconductor substrate at intersections of the input lines and interconnect lines

Corela

(3

A

Page 5

Dkt: 1303.029US1

Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

and at the intersections of the interconnect lines and the output lines, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;

Page 6

Dkt: 1303.029US1

forming a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide; forming a number of control gates opposing the floating gates; and forming a low tunnel barrier intergate insulator to separate the control gate from the floating gate; and

forming a number of buried source lines formed of single crystalline semiconductor material and disposed below the pillars in the array for interconnecting with the first source/drain regions of column adjacent pillars in the array.

(Original) The method of claim \mathcal{H} , wherein forming the low tunnel barrier intergate insulator includes forming a metal oxide insulator selected from the group consisting of PbO, Al₂O₃, Ta₂O₅, TiO₂, ZrO₂, and Nb₂O₅.

(Original) The method of claim 77, wherein forming each floating gate includes forming a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

(Original) The method of claim 47, wherein forming each control gate includes forming a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.

87. (Original) The method of claim 77, wherein forming each floating gate includes forming a vertical floating gate formed in a trench below a top surface of each pillar such that each trench houses a pair of floating gates opposing the body regions in adjacent pillars on opposing sides of the trench.

(Original) The method of claim \$1, wherein forming the number of control gates includes forming the control gates in the trench below the top surface of the pillar and between

 $()^3$



Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

the pair of floating gates, wherein each pair of floating gates shares a single control gate line, and wherein each floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

33. (Original) The method of claim 34, wherein forming the number of control gates includes forming the control gates in the trench below the top surface of the pillar and between the pair of floating gates such that each trench houses a pair of control gates each addressing the floating gates one on opposing sides of the trench respectively, and wherein the pair of control gates are separated by an insulator layer.

(Original) The method of claim \$1, wherein forming the number of control gates includes forming the control gates disposed vertically above the floating gates, and wherein each pair of floating gates shares a single control gate.

(Original) The method of claim \$1, wherein forming the number of control gates includes forming the control gates disposed vertically above the floating gates, and wherein each one of the pair of floating gates is addressed by an independent one of the number of control gates.

86. (Original) The method of claim, wherein forming each floating gate includes forming a horizontally oriented floating gate formed in a trench below a top surface of each pillar such that each trench houses a floating gate opposing the body regions in adjacent pillars on opposing sides of the trench, and wherein each horizontally oriented floating gate has a vertical length of less than 100 nanometers opposing the body region of the pillars.

(Original) The method of claim 86, wherein forming the number of control gates includes forming the control gates disposed vertically above the floating gates.

88. - 98. (Canceled)

loudh (3)



Page 7

Dkt: 1303.029US1

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

199. (New) An electronic system, comprising:

a processor; and

a memory device coupled to processor, wherein the memory device includes a programmable decoder comprising:

a number of address lines;

a number of output lines;

wherein the address lines, and the output lines form an array;

a number of logic cells formed at the intersections of output lines and address lines, wherein a logic cell includes a vertical non-volatile memory cell including:

> a vertical pillar extending outwardly from a semiconductor substrate at intersections of the input lines and interconnect lines and at the intersections of the interconnect lines and the output lines, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region; a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide, wherein the floating gates include a polysilicon layer and a metal layer;

a number of control gates opposing the floating gates, wherein the number of control gates are separated from the number of floating gates by a low tunnel barrier, metal oxide intergate insulator, wherein the intergate insulator contacts the metal layer of the floating gate;

a number of buried source lines formed of single crystalline semiconductor material and disposed below the pillars in the array for interconnecting with the first source/drain regions of column adjacent pillars in the array.

Page 8

Dkt: 1303.029US1

Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS



(New) The electronic system of claim 99, wherein the low tunnel barrier, metal oxide intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al_2O_3 , Ta_2O_5 , TiO_2 , ZrO_2 , and Nb_2O_5 .

(New) The electronic system of claim 99, wherein each control gate includes a polysilicon layer and a metal layer, the metal layer being in contact with the low tunnel barrier, metal oxide intergate insulator.

(New) An electronic system, comprising:

a processor; and

a memory device coupled to processor, wherein the memory device includes a programmable decoder comprising:

a number of address lines;

a number of output lines;

wherein the address lines, and the output lines form an array;

a number of logic cells formed at the intersections of output lines and address lines, wherein a logic cell includes a vertical non-volatile memory cell including:

> a vertical pillar extending outwardly from a semiconductor substrate at intersections of the input lines and interconnect lines and at the intersections of the interconnect lines and the output lines, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;

a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide, wherein one floating gate includes a vertically oriented floating gate having a vertical length of less than 100 nanometers;

Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

a number of control gates opposing the floating gates, wherein the number of control gates are separated from the number of floating gates by a low tunnel barrier intergate insulator;

Page 10 Dkt: 1303.029US1

a number of buried source lines formed of single crystalline semiconductor material and disposed below the pillars in the array for interconnecting with the first source/drain regions of column adjacent pillars in the array.

(New) The electronic system of claim 402, wherein each of the floating gates includes a vertically oriented floating gate having a vertical length of less than 100 nanometers.

(New) The electronic system of claim 162, wherein the low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al₂O₃, Ta₂O₅, TiO₂, ZrO₂, and Nb₂O₅.

(New) A method for forming an in service programmable logic array, comprising: forming a plurality of address lines;

forming a plurality of output lines, wherein the plurality of output and address lines form an array; and

forming a number of logic cells at the intersections of the output and address lines, wherein forming a number of logic cells includes forming a number of vertical non-volatile memory cells including:

forming a vertical pillar extending outwardly from a semiconductor substrate at intersections of the input lines and interconnect lines and at the intersections of the interconnect lines and the output lines, wherein each pillar includes a first source/drain region, a body region, and a second source/drain region;

forming a number of floating gates opposing the body regions in the number of pillars and separated therefrom by a gate oxide, wherein forming the number of floating gates includes forming a polysilicon layer and a metal layer;

forming a number of control gates opposing the floating gates; and

A4



Serial Number: 09/945,500

Filing Date: August 30, 2001

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

forming a low tunnel barrier intergate insulator to separate the control gate from the floating gate and to contact the metal layer of the number of floating gates;

Page 11 Dkt: 1303.029US1

forming a number of buried source lines formed of single crystalline semiconductor material and disposed below the pillars in the array for interconnecting with the first source/drain regions of column adjacent pillars in the array.

(New) The method of claim 103, wherein forming the low tunnel barrier intergate insulator includes forming a metal oxide insulator selected from the group consisting of PbO, Al_2O_3 , Ta_2O_5 , TiO_2 , ZrO_2 , and Nb_2O_5 .

(New) The method of claim 105, wherein forming the number of floating gates includes forming a vertically oriented floating gate having a dimension of less than 100 nanometers.